

Preliminary Datasheet

Specifications in this document are tentative and subject to change.

R8C/33M Group RENESAS MCU

R01DS0023EJ0020 Rev.0.20 Feb 15, 2011

1. Overview

1.1 Features

The R8C/33M Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/33M Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



1.1.2 **Specifications**

Tables 1.1 and 1.2 outline the Specifications for R8C/33M Group.

Table 1.1 Specifications for R8C/33M Group (1)

140		Charitication
Item	Function	Specification Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.3 Product List for R8C/33M Group.
	flash	
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 0 and voltage
Detection		detection 1 selectable)
I/O Ports	Programmable I/O	• Input-only: 1 pin
1,01010	ports	CMOS I/O ports: 27, selectable pull-up resistor
	ports	High current drive ports: 27
Clock	Clock generation	4 circuits: XIN clock oscillation circuit,
CIOCK	circuits	·
	Circuits	XCIN clock oscillation circuit (32 kHz),
		High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		Number of interrupt vectors: 69
		• External Interrupt: 7 (INT × 3, Key input × 4)
		Priority levels: 7 levels
Watchdog Time	er	• 14 bits x 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	• 1 channel
,	,	Activation sources: 23
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
	T	(output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits x 1 Post time clock made (count seconds, minutes, hours, days of week), output
		Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode

R8C/33M Group 1. Overview

Table 1.2 Specifications for R8C/33M Group (2)

Item	Function	Specification
Serial	UARTO, UART1	Clock synchronous serial I/O/UART x 2 channel
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function
Synchronous S	Serial	1 (shared with I ² C-bus)
Communication	n Unit (SSU)	
I ² C bus		1 (shared with SSU)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution × 2 circuits
Comparator A		2 circuits (shared with voltage monitor 1 and voltage monitor 2)
		External reference voltage input available
Comparator B		2 circuits
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V
		Programming and erasure endurance: 10,000 times (data flash)
		1,000 times (program ROM)
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
	(0.1	Background operation (BGO) function
Operating Fred	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Voltage		, ,
Current Consu	mption	Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μ A (VCC = 3.0 V, stop mode)
	pient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) (1)
Package	_	32-pin LQFP
<u> </u>		Package code: PLQP0032GB-A (previous code: 32P6U-A)

Note:
 1. Specify the D version if D version functions are to be used.

1.2 Product List

Table 1.3 lists Product List for R8C/33M Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33M Group.

Table 1.3 Product List for R8C/33M Group

Current of Feb 2011

Part No.	ROM C	apacity	RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	rackage Type	Remarks
R5F21331MNFP (D)	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	N version
R5F21332MNFP (D)	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A	
R5F21334MNFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	
R5F21335MNFP (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A	
R5F21336MNFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	
R5F21331MDFP (D)	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	D version
R5F21332MDFP (D)	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A	
R5F21334MDFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	
R5F21335MDFP (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A	
R5F21336MDFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	

(D): Under development




Figure 1.1 Part Number, Memory Size, and Package of R8C/33M Group

R8C/33M Group 1. Overview

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

R8C/33M Group 1. Overview

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

R8C/33M Group 1. Overview

Table 1.4 Pin Name Information by Pin Number

				I/O	Pin Functions for	r Periphe	eral Mod	dules
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator A, Comparator B
1		P4_2						VREF
2	MODE							
3	RESET							
4	XOUT(/XCOUT)	P4_7						
5	VSS/AVSS							
6	XIN(/XCIN)	P4_6						
7	VCC/AVCC							
8		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
9		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
10		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
11		P3_3	ĪNT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
12		P2_2		(TRCIOD)				
13		P2_1		(TRCIOC)				
14		P2_0	(INT1)	(TRCIOB)				
15		P3_1	,	(TRBO)				
16		P4_5	ĪNT0		(RXD2/SCL2)			ADTRG
17		P1_7	INT1	(TRAIO)				IVCMP1
18		P1_6			(CLK0)			LVCOUT2/IVREF1
19		P1_5	(INT1)	(TRAIO)	(RXD0)			
20		P1_4	(11411)	(TRCCLK)	(TXD0)			
21		P1_3	KI3	TRBO (/TRCIOC)	(17,26)			AN11/LVCOUT1
22		P1_2	KI2	(TRCIOB)				AN10/LVREF
23		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9/LVCMP2
24		P1_0	KI0	(TRCIOD)				AN8/LVCMP1
25		P0_7	100	(TRCIOC)				AN0/DA1
26		P0_6		(TRCIOD)				AN1/DA0
27		P0_5		(TRCIOB)				AN2
28		P0_4		TREO (/TRCIOB)				AN3
29		P0_3		(TRCIOB)	(CLK1)			AN4
30		P0_2		(TRCIOA/ TRCTRG)	(RXD1)			AN5
31		P0_1		(TRCIOA/ TRCTRG)	(TXD1)			AN6
32		P0_0		(TRCIOA/ TRCTRG)				AN7

Note:

1. Can be assigned to the pin in parentheses by a program.

1. Overview R8C/33M Group

1.5 **Pin Functions**

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	_	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	- 1	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	ĪNTO, ĪNT1, ĪNT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RE	TREO	0	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input

O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.



Table 1.6 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator A	LVCMP1, LVCMP2	I	Comparator A analog voltage input pins
	LVREF	I	Comparator A reference voltage input pin
	LVCOUT1, LVCOUT2	0	Comparator A output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input

I/O: Input and output

O: Output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



R8C/33M Group

3. Memory

3.1 R8C/33M Group


Figure 3.1 is a Memory Map of R8C/33M Group. The R8C/33M Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

5		Internal ROM		Inter	nal RAM
Part Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh
R5F21331MNFP, R5F21331MDFP	4 Kbytes	0F000h	_	512 bytes	005FFh
R5F21332MNFP, R5F21332MDFP	8 Kbytes	0E000h	_	1 Kbyte	007FFh
R5F21334MNFP, R5F21334MDFP	16 Kbytes	0C000h	_	1.5 Kbytes	009FFh
R5F21335MNFP, R5F21335MDFP	24 Kbytes	0A000h	_	2 Kbytes	00BFFh
R5F21336MNFP, R5F21336MDFP	32 Kbytes	08000h	_	2.5 Kbytes	00DFFh

Figure 3.1 Memory Map of R8C/33M Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h			
0011h			
0012h			
0013h			
0014h	Liliah Spand On Chin Cocillator Control Devictor 7	FDA7	When objects
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b ⁽³⁾
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit/Comparator A Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁴⁾
			00100000b (5)
0035h	Vallage Detection 4.1 and Calast D	1/2410	000004441
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h	Voltage Manites O Circuit Control Parillate	1,0400	4400\(040\(4\)
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b ⁽⁴⁾
			1100X011b ⁽⁵⁾
0039h	Voltage Monitor 1 Circuit Control Register	VW1C	10001010b

X: Undefined Notes: 1. The

- The CSPROINI bit in the OFS register is set to 0.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.



The blank areas are reserved and cannot be accessed by users.

The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, Software reset, or watchdog timer reset does not affect this bit.

SFR Information (2) (1) Table 4.2

003Ah 003Bh	Register	Symbol	After Reset
003Bh	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Ch			
003Dh			
003Eh			
003Eh			
0040h			
	Flack Manager Danks Intermed Control Danista	EMPDYIC	VVVVVOOR
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXXX000b
		KUPIC	
004Dh	Key Input Interrupt Control Register		XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC / IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h	Time IXA interrupt Control Register	TRAIC	XXXXXXXXXXX
	Times DD Intersunt Control Deviator	TDDIC	VVVVV000h
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh	Oracia de	02200	788888888
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
UUEDE			
006Dh		i i	
006Eh			
006Eh 006Fh			
006Eh 006Fh 0070h			
006Eh 006Fh 0070h 0071h			
006Eh 006Fh 0070h 0071h 0072h	Voltage Monitor 1/Compare A1 Interrupt Control Register	VCMP1IC	XXXXX000b
006Eh 006Fh 0070h 0071h 0072h 0073h	Voltage Monitor 1/Compare A1 Interrupt Control Register Voltage Monitor 2/Compare A2 Interrupt Control Register	VCMP1IC VCMP2IC	XXXXX000b XXXXX000b
006Eh 006Fh 0070h 0071h 0072h			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h 007Ah			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Bh			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h 007Ah			
006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Bh			

X: Undefined

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (3) (1) Table 4.3

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h	2 - C / tour auton Common regions.	3.3.2	00.1
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 3	DICENS	0011
008Dh	DTC Activation Enable Posicion F	DTCEN5	00h
	DTC Activation Enable Register 5 DTC Activation Enable Register 6	DTCENS DTCEN6	
008Eh	DTC Activation Enable Register 6	DICENO	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h	<u> </u>		XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh	-		XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh		02.12	XXh
00Ai ii	UART2 Digital Filter Function Select Register	URXDF	00h
00B0h	5 2 Signal Fillor Fariotion Soloot Register	OTORDI	0011
00B1II	+		
00B2H			
00B3H			
00B4n			
00B6h			
00B6h			
00B8h			
00B9h			
00BAh	LUADTO O COLON DE COLO		001
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
	LLIADTO Consiel Made Desister 2	U2SMR3	000X0X0Xb
00BDh	UART2 Special Mode Register 3		
00BDh 00BEh 00BFh	UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register	U2SMR2 U2SMR	X0000000b X0000000b

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

A -l -l	Dominton.	O. mala al	A#== D===#
Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
	AD Register 3	ADS	
00C7h	L 1/2 2	15.	000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h			000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh			000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh			000000XXb
00CEh	A/D Register 7	AD7	XXh
	AND Register 1	ADI	
00CFh			000000XXb
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D3h		ADCON0	00h
	A/D Control Register 0		
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A0 Register	DA0	00h
00D9h	D/A1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
	DIA Control Register	DACON	0011
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
	Port P3 Register	P3	
00E5h	Put Po Register		XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			<u> </u>
00ECh			
00EDh			+
			+
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F2h 00F3h			
00F3h			
00F3h 00F4h			
00F3h 00F4h 00F5h			
00F3h 00F4h 00F5h 00F6h			
00F3h 00F4h 00F5h 00F6h 00F7h			
00F3h 00F4h 00F5h 00F6h			
00F3h 00F4h 00F5h 00F6h 00F7h			
00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h			
00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh			
00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh			
00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00F9h 00FBh 00FCh			
00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FCh			
00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FCh 00FCh			
00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FCh			

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.5 SFR Information (5) (1)

Register If Register If Register Register Register Ider Register Ider Register Ider Register Ider If Register Ider If Register Ider If Register Ider If Register Ider Regi	Symbol TRACR TRAIOC TRAMR TRAPRE TRA LINCR2 LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBPR	After Reset 00h 00h 00h FFh FFh 00h 00h 00
ntrol Register Register Iller Register Er Ster 2 Ster Iter It Register Iter Iter Iter Iter Iter Iter Iter I	TRAIOC TRAMR TRAPRE TRA LINCR2 LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC	00h 00h FFh FFh 00h 00h 00h 00h 00h 00h
Register Iller Register er ster 2 ster ter I Register hot Control Register ntrol Register Register Iller Register Jay Register	TRAMR TRAPRE TRA LINCR2 LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC	00h FFh FFh 00h 00h 00h 00h 00h 00h 00h
ller Register er ster 2 ster ter ter ti Register hot Control Register ntrol Register Register ller Register dary Register y Register dary Register dary Register dary Register	TRAPRE TRA LINCR2 LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC	FFh FFh 00h 00h 00h 00h 00h 00h 00h 00h
er ster 2 ster ter ter I Register hot Control Register mitrol Register Register ller Register dary Register y Register	TRA LINCR2 LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC	FFh 00h 00h 00h 00h 00h 00h 00h
ster 2 ster ter I Register hot Control Register hot Register Register Register dary Register y Register d Data Register / Counter Data Register	LINCR2 LINCR LINST TRBCR TRBOCR TRBIOC TRBIMR TRBPRE TRBSC	00h 00h 00h 00h 00h 00h 00h FFh
ster ter I Register hot Control Register ntrol Register Register ller Register dary Register y Register d Data Register	LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC	00h 00h 00h 00h 00h 00h FFh FFh
ter I Register hot Control Register htrol Register Register ler Register dary Register y Register d Data Register	LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC	00h 00h 00h 00h 00h FFh FFh
I Register hot Control Register ntrol Register Register ler Register dary Register y Register d Data Register	TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC	00h 00h 00h 00h FFh FFh
hot Control Register ntrol Register Register Iler Register dary Register y Register d Data Register / Counter Data Register	TRBOCR TRBIOC TRBMR TRBPRE TRBSC	00h 00h 00h FFh FFh
hot Control Register ntrol Register Register Iler Register dary Register y Register d Data Register / Counter Data Register	TRBIOC TRBMR TRBPRE TRBSC	00h 00h FFh FFh
ntrol Register Register Iler Register dary Register y Register d Data Register / Counter Data Register	TRBIOC TRBMR TRBPRE TRBSC	00h 00h FFh FFh
Register iler Register dary Register y Register d Data Register / Counter Data Register	TRBMR TRBPRE TRBSC	00h FFh FFh
ller Register dary Register y Register d Data Register / Counter Data Register	TRBPRE TRBSC	FFh FFh
dary Register y Register d Data Register / Counter Data Register	TRBSC	FFh
y Register d Data Register / Counter Data Register		
d Data Register / Counter Data Register	TKBLK	
	<u> </u>	
	TRESEC	00h
Data Register / Compare Data Register	TREMIN	00h
Pata Register	TREHR	00h
Week Data Register	TREWK	00h
		00h
		00h
		00001000b
Source Select Register	INLOGIC	000010000
Decistor	TDCMD	01001000b
		00h
		01110000b
		01110000b
		10001000b
		10001000b
er .	TRC	00h
		00h
al Register A	TRCGRA	FFh
		FFh
al Register B	TRCGRB	FFh
		FFh
al Register C	TRCGRC	FFh
ŭ		FFh
al Register D	TRCGRD	FFh
∵ ···	1	FFh
	TRCCR2	00011000b
l Register 2	TRCDF	00011000B
	11(00)	01111111b
Filter Function Select Register		011111110
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register		00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
Filter Function Select Register Master Enable Register	TRCOER	00h
1	I Register 1 I Register 2 Source Select Register Register I Register 1 I Register 1 I Register 1 I Register 1 I Register 0 Introl Register 0 Introl Register 1 Introl Register A Introl Register B Introl Register B Introl Register C Introl Register D Introl Register 2	Register 2

The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After Reset
0140h	v	ŕ	
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah 014Bh			
014BH			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh 015Ch			
015Ch			
015Eh			
015Fh	UART1 Transmit/Receive Mode Register	U1MR	00h
015Fh 0160h	UART1 Transmit/Receive Mode Register UART1 Bit Rate Register	U1MR U1BRG	00h XXh
015Fh 0160h 0161h 0162h	UART1 Transmit/Receive Mode Register UART1 Bit Rate Register UART1 Transmit Buffer Register	U1MR U1BRG U1TB	00h XXh XXh
015Fh 0160h	UART1 Bit Rate Register UART1 Transmit Buffer Register	U1BRG	XXh XXh XXh
015Fh 0160h 0161h 0162h 0163h 0164h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0	U1BRG U1TB U1C0	XXh XXh XXh 00001000b
015Fh 0160h 0161h 0162h 0163h 0164h 0165h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 0000010b
015Fh 0160h 0161h 0162h 0163h 0164h 0165h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0	U1BRG U1TB U1C0	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 0000010b
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0163h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0165h 0165h 0166h 0167h 0168h 0169h 016Bh 016Ch 016Dh 016Eh 016Fh 0170h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 016Bh 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0165h 0165h 0166h 0167h 0168h 0169h 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 0168h 016Ch 016Dh 016Eh 0170h 0172h 0173h 0174h 0175h 0178h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Ch 0170h 0177h 0172h 0173h 0174h 0175h 0176h 0176h 0177h 0177h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0168h 016Bh 016Ch 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 0168h 016Ch 016Bh 016Ch 016Eh 0170h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0174h 0179h 0174h 0179h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0165h 0165h 0166h 0167h 0168h 0169h 016Bh 016Ch 016Bh 016Ch 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0175h 0176h 0177h 0178h 0179h 017Ah 017Ah 017ABh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
015Fh 0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0179h 0179h 0179h 0179h 0179h 0179h 0179h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.7 SFR Information (7) (1)

	· · ·		
Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	-		
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
	35 Halishii Dala Register L/11C bus Halishii Dala Register (=)		
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2/SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ADh			
01ACh 01ADh			
			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h	The state of the s	1 1411 (2	3011
01B8h			
			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
			1
01BEh			
01BEh 01BFh			

X: Undefined

Notes:

1. The blank areas are reserved and cannot be accessed by users.
2. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (8) (1) Table 4.8

			A6: D			
Address	Register	Symbol	After Reset			
01C0h	Address Match Interrupt Register 0	RMAD0	XXh			
01C1h			XXh			
01C2h			0000XXXXb			
01C3h	Address Match Interrupt Enable Register 0	AIER0 00h				
01C4h	Address Match Interrupt Register 1	RMAD1	XXh			
01C5h			XXh			
01C6h			0000XXXXb			
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h			
01C8h	7 tadi oso matori monapi znazio registo.	7 11 21 11	00			
01C9h						
01CAh						
01CAn						
01CCh						
01CDh						
01CEh						
01CFh						
01D0h						
01D1h						
01D2h						
01D3h						
01D3h			+			
01D4fi			+			
01D6h						
01D7h						
01D8h						
01D9h						
01DAh						
01DBh						
01DCh						
01DDh						
01DEh						
01DEh						
01E0h	Dull Un Control Degister O	PUR0	00h			
	Pull-Up Control Register 0		00h			
01E1h	Pull-Up Control Register 1	PUR1	00h			
01E2h						
01E3h						
01E4h						
01E5h						
01E6h						
01E7h						
01E8h						
01E9h						
01EAh						
01EBh						
01ECh						
01EDh						
01EEh						
01EFh						
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h			
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h			
01F2h	Drive Capacity Control Register 0	DRR0	00h			
01F3h	Drive Capacity Control Register 1	DRR1	00h			
01F4h	2 Supulity Control Regions 1	DIGICI	0011			
01F4II	Input Threshold Control Register 0	VLT0	00h			
	Input Threshold Control Register 0 Input Threshold Control Register 1					
01F6h	Imput Threshold Control Register 1	VLT1	00h			
01F7h						
01F8h	Comparator B Control Register 0	INTCMP	00h			
01F9h						
01FAh	External Input Enable Register 0	INTEN	00h			
01FBh	· •					
01FCh	INT Input Filter Select Register 0	INTF	00h			
01FDh	Key Input Enable Register 0	KIEN	00h			
	Key Input Enable Register 0	KIEN	00h			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (9) (1) Table 4.9

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area	·	XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C03H	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah	1		XXh
2C4Bh	1		XXh
2C4Ch			XXh
2C4Dh	=		XXh
2C4Eh	=		XXh
2C4Fh	-		XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h	DTC CONTION Data 2	DICDZ	XXh
2C52h	4		
	4		XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch	7		XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh	1		XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	1		XXh
2C62h	1		XXh
2C63h	1		XXh
2C64h	1		XXh
2C65h	1		XXh
2C66h	-		XXh
	-		
2C67h	DTO Control Data 5	DTOD5	XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
	-1		XXh

X: Undefined Note:

The blank areas are reserved and cannot be accessed by users.

Table 4.10 SFR Information (10) (1)

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h	1		XXh
2C84h	1		XXh
2C85h	1		XXh
2C86h			XXh
2C87h	1		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h	D TO CONTROL Data o	21020	XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h	B 10 Control Bata 10	B10B10	XXh
2C92h			XXh
2C93h	-		XXh
2C94h			XXh
2C95h	-		XXh
2C96h	-		XXh
2C90f1			XXh
2C9711	DTC Control Data 11	DTCD11	XXh
2C99h	DIC Control Data 11	ысы	XXh
2C99II			XXh
2C9An			XXh
2C9Bh 2C9Ch	-		XXh
2C9Ch 2C9Dh	-		XXh
2C9Dh 2C9Eh	-		
	-		XXh
2C9Fh	DTC Control Data 12	DTCD42	XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	-		XXh
2CA2h			XXh
2CA3h	-		XXh
2CA4h	-		XXh
2CA5h			XXh
2CA6h	-		XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
	1		XXh
2CAEh 2CAFh			XXh

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.11 SFR Information (11) (1)

Address	Register	Symbol	After Reset
	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h	DTO 0 1 1D 1 15	DT0045	XXh
	DTC Control Data 15	DTCD15	XXh
2CB9h 2CBAh			XXh XXh
2CBAn 2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh	DTC Control Data 40	DTCD40	XXh
	DTC Control Data 18	DTCD18	XXh
2CD1h 2CD2h			XXh XXh
2CD2fi 2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h	DTO Control Date 04	DTODO	XXh
	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh 2CEDh			XXh
2CEDh 2CEEh			XXh XXh
2CEEn 2CEFh			XXh
2UEFII			ΛΛΙΙ

X: Undefined

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.12 SFR Information (12) (1)

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:		·	•
2FFFh			

X: Undefined

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset		
: FFDBh	Option Function Select Register 2	OFS2	(Note 1)		
: FFDFh	ID1		(Note 2)		
: FFE3h	ID2		(Note 2)		
: FFEBh	ID3		(Note 2)		
: FFEFh	ID4		(Note 2)		
: FFF3h	ID5		(Note 2)		
: FFF7h	ID6		(Note 2)		
: FFFBh	ID7		(Note 2)		
: FFFFh	Option Function Select Register	OFS	(Note 1)		

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
 Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
 - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

^{1.} The blank areas are reserved and cannot be accessed by users.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

		Parameter			0 89		Standard		
Symbol		Ра	rameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	-	5.5	V
Vss/AVss	Supply voltage					-	0	_	V
VIH	Input "H" voltage	Other th	an CMOS in	put		0.8 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	_	Vcc	V
			function (I/O port)		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	_	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	-	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	-	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	-	Vcc	V
		Externa	I clock input	(XOUT)		1.2	-	Vcc	V
VIL	Input "L" voltage		an CMOS in			0	_	0.2 Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4 Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.55 Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
		Externa	l clock input	(XOUT)		0	_	0.4	V
IOH(sum)	Peak sum output "H" current		all pins IOH(pe			=	=	-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	vg)		-	=	-80	mA
IOH(peak)	Peak output "H"	Drive ca	apacity Low			_	_	-10	mA
(, , ,	current		apacity High			_	_	-40	mA
IOH(avg)	Average output		apacity Low			_	_	-5	mA
ν ο,	"H" current		apacity High			_	_	-20	mA
IOL(sum)	Peak sum output "L" current		all pins IOL(pe	eak)		-	-	160	mA
IOL(sum)	Average sum output "L" current	Sum of	all pins IOL(av	/g)		-	=	80	mA
IOL(peak)	Peak output "L"	Drive ca	apacity Low			_	_	10	mA
, ,	current		apacity High			_	_	40	mA
IOL(avg)	Average output		apacity Low			_	_	5	mA
, 0,	"L" current		apacity High			_	_	20	mA
f(XIN)	XIN clock input os				2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
,	,				1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
f(XCIN)	XCIN clock input of	scillation	frequency		1.8 V ≤ Vcc ≤ 5.5 V	TBD	32.768	50	kHz
fOCO40M	When used as the			er RC ⁽³⁾	2.7 V ≤ Vcc ≤ 5.5 V	32	-	40	MHz
fOCO-F	fOCO-F frequency			<u> </u>	2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
		•			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
_	System clock freq	uencv			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
	- ,				1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
f(BCLK)	CPU clock freque	ncv			2.7 V ≤ Vcc ≤ 5.5 V	<u> </u>	_	20	MHz
.(====()	z. z siosk noquoi	,			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz

- 1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.






Figure 5.1 Ports P0 to P4 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

Symbol	Parameter		Cono	litions		Standard		Unit
Symbol	Parameter		Cond	iilions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC		=	-	10	Bit
-	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	-	-	±3	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	-	±5	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	_	=	±5	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	_	-	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	_	-	±2	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	=	±2	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	-	_	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	-	=	±2	LSB
φAD	A/D conversion clock		4.0 ≤ Vref = AVCC ≤ 5	.5 V (2)	2	=	20	MHz
			$3.2 \le Vref = AVCC \le 5$.5 V ⁽²⁾	2	=	16	MHz
			2.7 ≤ Vref = AVCC ≤ 5	.5 V ⁽²⁾	2	-	10	MHz
			2.2 ≤ Vref = AVCC ≤ 5	.5 V ⁽²⁾	2	-	5	MHz
_	Tolerance level impedance				-	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	ı	_	μS
		8-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	_	_	μS
tsamp	Sampling time		φAD = 20 MHz		8.0	_	_	μS
lVref	Vref current		Vcc = 5 V, XIN = f1 =	φAD = 20 MHz	-	45	_	μΑ
Vref	Reference voltage				2.2	-	AVcc	V
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	z	1.19	1.34	1.49	V

- 1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Unit
_	Resolution		=	=	8	Bit
=	Absolute accuracy		=	=	2.5	LSB
tsu	Setup time		=	=	3	μS
Ro	Output resistor		=	6	=	kΩ
IVref	Reference power input current	(Note 2)	=	=	1.5	mA

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V and $Topr = -20 \text{ to } 85^{\circ}C$ (N version) $/ -40 \text{ to } 85^{\circ}C$ (D version), unless otherwise specified.
- This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator A Electrical Characteristics

Cumbal	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
LVREF	External reference voltage input range		1.4	-	Vcc	V
LVCMP1, LVCMP2	External comparison voltage input range		-0.3	_	Vcc + 0.3	V
_	Offset		-	50	200	mV
-	Comparator output delay time (2)	At falling, VI = Vref – 100 mV	-	3	=	μS
		At falling, VI = Vref – 1 V or below	-	1.5	-	μS
		At rising, VI = Vref + 100 mV	=	2	=	μS
		At rising, VI = Vref + 1 V or above	=	0.5	=	μS
_	Comparator operating current	Vcc = 5.0 V	1	0.5	_	μΑ

Notes:

- 1. Vcc = 2.7 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the digital filter is disabled.

Table 5.6 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Offic
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
_	Offset		=	5	100	mV
td	Comparator output delay time (2)	Vı = Vref ± 100 mV	=	0.1	-	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	-	17.5	-	μΑ

- 1. Vcc = 2.7 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the digital filter is disabled.

Table 5.7 Flash Memory (Program ROM) Electrical Characteristics

Cymphol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	-	-	times
_	Byte program time		-	80	500	μS
_	Block erase time		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
_	Time from suspend until erase restart		=	=	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		1.8	_	5.5	V
=	Program, erase temperature		0	-	60	°C
=	Data hold time (7)	Ambient temperature = 55°C	20	-	_	year

- 1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.8	Flash Memory	(Data flash Block A to Block D) Electrical Characteristics
-----------	--------------	--------------------------------	------------------------------

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Uniii
=	Program/erase endurance (2)		10,000 (3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		=	160	1,500	μS
_	Byte program time (program/erase endurance > 1,000 times)		-	300	1,500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		=	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		=	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-	5+CPU clock × 3 cycles	ms
-	Interval from erase start/restart until following suspend request		0	-	_	μS
=	Time from suspend until erase restart		-	_	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		1.8	-	5.5	V
=	Program, erase temperature		-20 ⁽⁷⁾	-	85	°C
_	Data hold time (8)	Ambient temperature = 55 °C	20	-	-	year

- 1. Vcc = 2.7 to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

- However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. -40°C for D version.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.9 **Voltage Detection 0 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (2)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (Vdet0_0 – 0.1) V	-	6	150	μS
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	1.5	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

- The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
 Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.10 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard	I	Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 (2)	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	_	V
		Vdet1_6 to Vdet1_F selected	_	0.10	_	V
=	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_0 – 0.1) V	_	60	150	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		_	_	100	μS

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.11 Voltage Detection 2 Circuit Electrical Characteris

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0 (2)	At the falling of Vcc	3.70	4.00	4.30	V
	Voltage detection level Vdet2_EXT (2)	At the falling of LVCMP2	TBD	1.34	TBD	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
_	Voltage detection 2 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μА
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		=	=	100	μS


- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register.
- 3. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.12 Power-on Reset Circuit (2)

Symbol	Parameter	Condition		Unit		
		Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(1)	0	-	50,000	mV/ms

Notes:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- 1. V_{det0} indicates the voltage detection level of the voltage detection 0 circuit.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
_	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	39.4	40	40.6	MHz
		Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	39.4	40	40.6	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	36.311	36.864	37.417	MHz
	the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	36.311	36.864	37.417	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	31.52	32	32.48	MHz
	the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -40°C ≤ Topr ≤ 85°C	31.52	32	32.48	MHz
-	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	-	100	450	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	500	-	μΑ

- 1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.14 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	2	-	μΑ
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	=	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	2	_	μА

Note:

1. Vcc = 1.8 to 5.5 V, $T_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) $/ -40 \text{ to } 85^{\circ}\text{C}$ (D version), unless otherwise specified.

Table 5.15 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard			Unit
	i arametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		-	-	2,000	μS

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.16 Timing Requirements of Synchronous Serial Communication Unit (SSU) (1)

Symbol	Parameter		Conditions	Standard			11.2
				Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time			4	Î	-	tcyc (2)
tнı	SSCK clock "H" width			0.4	1	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	-	0.6	tsucyc
trise	SSCK clock rising time	Master		-	-	1	tcyc (2)
		Slave		-	1	1	μS
tfall	SSCK clock falling time	Master		-	ı	1	tcyc (2)
		Slave		-	_	1	μS
tsu	SSO, SSI data input setup time			100	1	-	ns
tH	SSO, SSI data input I	nold time		1	=	=	tcyc (2)
tLEAD	SCS setup time	Slave		1tcyc + 50	-	-	ns
tLAG	SCS hold time	Slave		1tcyc + 50	-	-	ns
top	SSO, SSI data output delay time			-	_	1	tcyc (2)
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	-	_	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	=		1.5tcyc + 200	ns
tor	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	=	=	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	=		1.5tcyc + 200	ns

^{1.} Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

^{2.} 1tcyc = 1/f1(s)




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Timing Requirements of I²C bus Interface (1) **Table 5.17**

Cumbal	Parameter	Condition	Sta	andard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Typ. Max.	Onit
tscl	SCL input cycle time		12tcyc + 600 (2)	=	=	ns
tsclh	SCL input "H" width		3tcyc + 300 (2)	=	=	ns
tscll	SCL input "L" width		5tcyc + 500 (2)	=	-	ns
t sf	SCL, SDA input fall time		=	=	300	ns
tsp	SCL, SDA input spike pulse rejection time		_	=	1tcyc (2)	ns
tBUF	SDA input bus-free time		5tcyc (2)	=	-	ns
tstah	Start condition input hold time		3tcyc (2)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc (2)	=	-	ns
tSTOP	Stop condition input setup time		3tcyc (2)	-	-	ns
tsdas	Data input setup time		1tcyc + 40 (2)	-	_	ns
tsdah	Data input hold time		10	-	_	ns

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. 1 tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Table 5.18 Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Symbol		Parameter	Condition		Sta	andard		Unit
Symbol		Parameter	Condition		Min.	Тур.	Max.	Offit
Vон	Output	Other than XOUT	Drive capacity High Vcc = 5 V	Iон = −20 mA	Vcc - 2.0	_	Vcc	V
	"H" voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	-	Vcc	V
		XOUT	Vcc = 5 V	IoH = -200 μA	1.0	-	Vcc	V
Vol	Output	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	=	-	2.0	V
	"L" voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	-	_	2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	=	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCICC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXDO, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET	Vcc = 5.0 V		0.1	1.2	_	V V
lін	Input "H" cur	rent	VI = 5 V, Vcc = 5.0 V		=	-	5.0	μА
lı∟	Input "L" cur	rent	VI = 0 V, Vcc = 5.0 V		-	-	-5.0	μА
RPULLUP	Pull-up resis	tance	VI = 0 V, Vcc = 5.0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			_	8	-	ΜΩ
VRAM	RAM hold vo	oltage	During stop mode		1.8	-	_	V

^{1.} $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$ and $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.19 Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard		Unit
-				Min.	Тур.	Max.	
lcc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	=	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	3.0	=	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16	-	1	_	mA
	1	MSTIIC = MSTTRD = MSTTRC = 1 XIN clock off		00	400	Λ	
		Low-speed on-chip oscillator mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	85	400	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	47	_	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	100	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	=	μА

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.20 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	Unit	
Symbol	Falameter	Min.	Max.	Offic
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	-	ns
tc(XCIN)	XCIN input cycle time	14	TBD	μS
twh(xcin)	XCIN input "H" width	7	TBD	μS
tWL(XCIN)	XCIN input "L" width	7	TBD	μS




Figure 5.8 External Clock Input Timing Diagram when Vcc = 5 V

Table 5.21 TRAIO Input

Symbol	Parameter		Standard		
Symbol	raidilletei	Min.	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	=	ns	
tWL(TRAIO)	TRAIO input "L" width	40	-	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.22 Serial Interface

Symbol		Parameter	Stan	Unit	
Symbol		raidilletei		Max.	Offic
tc(CK)	CLKi input cycle time	When external clock is selected	200	-	ns
tw(ckh)	CLKi input "H" width		100	=	ns
tW(CKL)	CLKi input "L" width		100	=	ns
td(C-Q)	TXDi output delay time		-	90	ns
th(C-Q)	TXDi hold time		0	=	ns
tsu(D-C)	RXDi input setup time		10	=	ns
th(C-D)	RXDi input hold time		90	=	ns
td(C-Q)	TXDi output delay time	When internal clock is selected	-	10	ns
tsu(D-C)	RXDi input setup time		90	-	ns
th(C-D)	RXDi input hold time		90	-	ns

i = 0 to 2





Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3) **Table 5.23**

Symbol	Parameter	Stan	Unit	
Symbol	Falametei	Min.	Max.	Offic
tW(INH)	ĪNTi input "H" width, Kli input "H" width	250 (1)	-	ns
tW(INL)	ĪNTi input "L" width, Kli input "L" width	250 ⁽²⁾	-	ns

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.



Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc Figure 5.11

Table 5.24 Electrical Characteristics (3) [2.7 V \leq Vcc < 4.2 V]

Symbol	Do	ameter	Conditi	0.00	S	tandard		Unit
Symbol	Par	ameter	Conditi	On	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −5 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	=	Vcc	V
		XOUT		IOH = -200 μA	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	=	-	0.5	V
			Drive capacity Low	IoL = 1 mA	=	=	0.5	V
		XOUT		IOL = 200 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET	Vcc = 3.0 V		0.1	0.4	_	V
Іін	Input "H" current	RESET	VI = 3 V, Vcc = 3.0 \	./		0.0	4.0	μА
IIL	Input "L" current		VI = 0 V, VCC = 3.0 V		_	_	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, VCC = 3.0 V		42	84	168	kΩ
RfXIN	Feedback resistance	XIN	v. = 0 v, voc = 0.0 v	•	_	0.3	-	ΜΩ
Rfxcin	Feedback resistance	XCIN			ı	8	-	ΜΩ
VRAM	RAM hold voltage		During stop mode		1.8	ı		V

^{1.} $2.7 \text{ V} \le \text{Vcc} < 4.2 \text{ V}$ and $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.25 Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard		Unit
				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	10	mA
	output pins are open, other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	7.5	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	l	7.0	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	4.0	=	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	=	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	ı	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	=	90	390	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	-	80	400	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	40	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	-	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed	_	3.5	-	μА
		Stop mode	VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	-	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1	-	5.0	_	μА
			VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off	-	5.0	_	

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.26 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	Unit	
Symbol	Faidilletei	Min.	Max.	Offic
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	-	ns
tc(XCIN)	XCIN input cycle time	14	TBD	μS
twh(xcin)	XCIN input "H" width	7	TBD	μS
tWL(XCIN)	XCIN input "L" width	7	TBD	μS




Figure 5.12 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.27 TRAIO Input

Symbol	Parameter		Standard		
Syllibol	raidilletei	Min.	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width	120	=	ns	
tWL(TRAIO)	TRAIO input "L" width	120	=	ns	




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.28 Serial Interface

Cumbal		Parameter	Stan	dard	Unit
Symbol		raidilletei		Max.	Unit
tc(CK)	CLKi input cycle time	When external clock is selected	300	-	ns
tW(CKH)	CLKi input "H" width		150	=	ns
tW(CKL)	CLKi Input "L" width		150	=	ns
td(C-Q)	TXDi output delay time		=	120	ns
th(C-Q)	TXDi hold time		0	=	ns
tsu(D-C)	RXDi input setup time		30	=	ns
th(C-D)	RXDi input hold time		90	=	ns
td(C-Q)	TXDi output delay time	When internal clock is selected	-	30	ns
tsu(D-C)	RXDi input setup time		120	-	ns
th(C-D)	RXDi input hold time		90	-	ns

i = 0 to 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.29 External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tW(INH)	ĪNTi input "H" width, Kli input "H" width		-	ns	
tW(INL)	ĪNTi input "L" width, Kli input "L" width		-	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Table 5.30 Electrical Characteristics (5) [1.8 $V \le Vcc < 2.7 V$]

Symbol	Parameter		Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	=	Vcc	V
		XOUT		IoH = -200 μA	1.0	=	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	=	=	0.5	V
			Drive capacity Low	IoL = 1 mA	=	=	0.5	V
		XOUT		IoL = 200 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO	Vcc = 2.2 V		0.05	0.20	_	>
		RESET	Vcc = 2.2 V		0.05	0.2	-	V
Iн	Input "H" current		VI = 2.2 V, Vcc = 2.2	2 V	=	=	4.0	μА
lı∟	Input "L" current		VI = 0 V, Vcc = 2.2 \	/	=	=	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 2.2 \	/	70	140	300	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	МΩ
Rfxcin	Feedback resistance	XCIN			ı	8	-	МΩ
VRAM	RAM hold voltage		During stop mode		1.8	-	-	V

^{1.} $1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$ and $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Table 5.31 Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)


Symbol	Parameter	eter Condition		Standard			Unit
- Symbol	Faraillelei		Condition	Min.	Тур.	Max.	Utill
Icc	(Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open, Clock mode High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 5 MHz (square wave)	Low-speed on-chip oscillator on = 125 kHz	-	0.8	-	mA mA	
	other pins are Vss		High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8				
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	I	2.5	10	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.7	=	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	ı	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	I	90	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	-	80	350	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	I	40	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.5		μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	_	μА

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.32 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XOUT)	XOUT input cycle time	200	-	ns	
twh(xout)	XOUT input "H" width	90	-	ns	
tWL(XOUT)	XOUT input "L" width	90	-	ns	
tc(XCIN)	XCIN input cycle time	14	TBD	μS	
twh(xcin)	XCIN input "H" width	7	TBD	μS	
tWL(XCIN)	XCIN input "L" width	7	TBD	μS	



External Clock Input Timing Diagram when Vcc = 2.2 V Figure 5.16

Table 5.33 TRAIO Input

Symbol	Parameter		Standard	
			Max.	Unit
tc(TRAIO)	TRAIO input cycle time	500	=	ns
twh(traio)	TRAIO input "H" width	200	=	ns
tWL(TRAIO)	TRAIO input "L" width	200	=	ns



Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.34 Serial Interface

Symbol	Parameter		Standard		Unit
Symbol			Min.	Max.	Offic
tc(CK)	CLKi input cycle time	When external clock is selected	800	-	ns
tW(CKH)	CLKi input "H" width		400	=	ns
tW(CKL)	CLKi input "L" width		400	=	ns
td(C-Q)	TXDi output delay time		-	200	ns
th(C-Q)	TXDi hold time		0	=	ns
tsu(D-C)	RXDi input setup time		150	=	ns
th(C-D)	RXDi input hold time		90	=	ns
td(C-Q)	TXDi output delay time	When internal clock is selected	-	200	ns
tsu(D-C)	RXDi input setup time		150	-	ns
th(C-D)	RXDi input hold time		90	-	ns

i = 0 to 2




Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.35 External Interrupt $\overline{\text{INTi}}$ (i = 0, 1, 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Cymbol	Parameter		Standard		
Symbol			Max.	Unit	
tW(INH)	ĪNTi input "H" width, Kli input "H" width		-	ns	
tW(INL)	ĪNTi input "L" width, Kli input "L" width		-	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.19 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



REVISION HISTORY

Rev.	Date		Description				
Nev.	Date	Page	Summary				
0.10	Sep 28, 2010	_	First Edition issued				
0.20	Feb 15, 2011	34	Table 5.11 revised, Note 2 added				
		35	Table 5.13 and Table 5.14 revised				
		41	Table 5.18 revised				
		49	Table 5.30 revised				

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

enesas Electronics America Inc. 80 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. dl: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-5887-7589

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwa Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141